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ABSTRACT 
This work is about the analysis of dead time variation on switching losses in a 
Zero Voltage Switching (ZVS) synchronous buck converter (SBC) circuit. In high 
frequency converter circuits, switching losses are commonly linked with high and low 
side switches of SBC circuit. They are activated externally by the gate driver circuit. 
The duty ratio, dead time and resonant inductor are the parameters that affect the 
efficiency of the circuit. These variables can be adjusted for the optimization 
purposes. The study primarily focuses on varying the settings of input pulses of the 
MOSFETs in the resonant gate driver circuit which consequently affects the 
efficiency of the ZVS synchronous buck converter circuit. Using the predetermined 
inductor of 9 nH, the frequency is maintained at 1 MHz for each cycle transition. This 
work has given positive sign of improvement. The switching loss graph is obtained 
and switching losses for both S1 and S2 are calculated and compared to the findings 
from [1]. It has shown a decrease in losses by 12.1 % in S1 and 31.8 % in S2, 
respectively. 
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CHAPTER 1 
INTRODUCTION 
1.1    Background of Study 
In high frequency synchronous buck converter (SBC) circuit where the range 
of high frequency is defined from 1 MHz to 30 MHz, main losses are normally 
caused by the high and low side switches. The resonant gate driver (RGD) circuit is 
chosen due to its suitability in driving MOS-gated power switches in high frequency 
applications. At present, there are various types of RGD circuits commercially 
available [2-4]. The resonant circuit transfers energy from the parasitic input 
capacitance of the power switching devices. This energy transfer prevents dissipation 
of the capacitive energy in the driver circuit which may otherwise destroy one or 
more components. The resonant circuit includes an inductor in the driver circuit and 
one or more discrete capacitors are also included within the driver circuit to maintain 
resonance at a given frequency regardless of parasitic capacitance variation [5].  
 
High power Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) 
is used as a switch in this work of the proposed RGD circuit [1]. Although high 
frequency MOSFET is used, yet there are limitations in the design. When the 
frequency is increased, the gate driving losses will experience an increase in power 
dissipation. This in turn affects the performance and efficiency of the converter. The 
duty ratio or pulse width, D, dead time, TD, and the resonant inductor, Lr are the 
limiting parameters that affect the gate driver operation from conducting optimally. 
These parameters had been analyzed in [6] and the results show that the optimized 
values are found to be D = 20%, TD = 15 ns and Lr = 9 nH at 1 MHz switching 
frequency. However, the values of switching losses in the MOSFET are still very 
high. Therefore, the TD parameter is adjusted to optimize switching losses. This is the 
primary objective in this work. 
  13 
1.2    Problem Statement 
The implication of using MOSFET as a switch in RGD circuits operating at 
high frequency is the switching losses. In order to reduce the switching loses, one 
way is to modify the settings on 4 individual MOSFETs in the proposed RGD circuit. 
They have to be adjusted with respect to the value of TD while other circuit parameter 
values are kept unchanged in this work. As a result, the performance of the circuit can 
be evaluated.  
1.3    Objective and Scope of Study 
The objective of the work is to improve the performance of converter circuit. 
This is done by decreasing the switching losses in the high and low side MOSFETs of 
the circuit. In order to achieve this objective, the pulse setting of the 4 MOSFETs in 
the proposed RGD circuit is modified carefully resulting in different values of TD. 
The RGD circuit accordingly in turn affects the TD of the synchronous buck converter 
circuit. Therefore, the switching losses of the circuit are measured at the two 
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CHAPTER 2 
LITERATURE REVIEW 
2.1    Converter Circuit 
A power electronic converter is used to convert electrical power from one 
form to another. For example, DC-DC converters are widely used in battery chargers, 
DC motor drives, computer motherboard and many other electronic applications. The 
most common and basic converter‟s topologies are: 
a. step-down (buck) converter 
b. step-up (boost) converter, and 
c. step-down / step-up (buck-boost) converter. 
 
2.2    Synchronous Buck Converter Circuit 
A buck converter circuit is a step-down converter which produces a lower 
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In a buck converter, the freewheeling diode turns on, on its own, shortly after 
the switch turns off, as a result of the rising voltage across the diode. This voltage 
drop across the diode results in a power loss defined by (1)  
 
          (1) 
 
where  PD  = power loss of diode 
VD  = voltage drop across diode 
D  = duty ratio 
Io  = load current 
 
A synchronous buck converter on the other hand is a modified version of the 
basic buck converter circuit topology in which the diode is replaced with a second 
switch, S2. This modification is a tradeoff between increased cost and improved 
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By replacing the diode with switch, S2, which is advantageously selected for 
low losses, the converter efficiency can be improved. The providing power loss on 
switch, S2 would be defined by (2) 
 
    )1(
2
2 DRIP DSonos      (2) 
 
where  Ps2  = power loss on switch, S2 
RDSon = resistance of switch (i.e. MOSFET)  
 
 Comparing both equations (1) and (2), it can be seen that power loss is 
strongly dependent on the duty ratio, D. It stands to reason that the power on the 
second switch will be proportional to its on-time.  
 
 An advantage of the synchronous converter is that it is bi-directional, which 
lends itself to applications requiring regenerative braking. When power is transferred 
in the “reverse” direction, it acts much like a boost converter instead.  
 
Alas, the advantage of this converter does not come without cost. Firstly, the 
lower switch typically costs more than the freewheeling diode in the basic buck 
converter circuit. Secondly, the complexity of the converter is vastly increased due to 
























2.3    Time Translation or Dead Time 
In the synchronous buck circuit, the dead time is shown in Figure 3. The 
switches can be MOSFETs, Insulated Gate Bipolar Transistor (IGBT), Gate Turn-off 










Figure 3    Dead time, TD 
Switch 1, S1 and Switch 2, S2 conduct complimentarily to produce the waveform as 
shown in Figure 3. The time in between when both switches are off is the dead time, 
TD.  
2.4    Duty ratio, D 
 
The duty ratio or duty cycle is defined as D [5] and it is represented by (3) 
 
 
           (3) 
where   ton = on time of the ideal switch  
 toff = off time of the ideal switch 
Ts  = switching period 
 
 
S1 – ON 
S2 – OFF 
 
S1 – OFF 





Voltage, V  
t1 t2 t3 t4 
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From Figure 3, it can be observed that switch 1, S1 turns on from t1 to t2, while switch 
2, S2 is turned off during this period of time. On the other hand, S2 turns on from t3 to 
t4, while S1 is turned off. To calculate the duty ratio of S1 and S2, we use the formula 
represented by (4) and (5) 
 









     (4) 









     (5) 
2.5    Conventional Gate Driver Circuit, Diode Clamped Resonant Gate Driver 
(DC-RGD) circuit and the Proposed RGD Circuit 














Figure 5    DC-RGD Circuit 
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The difference between the two circuits above is that in DC-RGD circuit, the 
resistor, R is replaced with resonant inductor, Lr and diodes, D1 and D2 are added. The 
disadvantage of using the conventional circuit is that R provides high resistance to the 
circuit which limits gate current to M1. In the conventional gate driver circuit, when 
P1 is conducting, the input capacitance and the gate source voltage, Vgs of M1 is 
charged while P2 is off. After a period of time, P2 turns on while P1 stops conducting. 
The input capacitance of M1 tends to charge and discharge the Vgs of M1. 
Consequently, it causes the variation in charged and discharged current of R, IR. This 
leads to high dissipation in R when frequency increases. 
 
 
By implementing the DC-RGD circuit, the charging and discharging of 
inductance generates a resonant link between Vs and S1. The resonant link basically 
introduces zero voltage or zero current intervals. Therefore, when DC-RGD is 
compared to the conventional gate driver circuit, more energy can be saved in the 
DC-RGD circuit. The switching losses in RGD circuit are high especially in the 
transistors, Q1 and Q2. These losses are caused by rapid switching transition in 











Figure 6    Proposed RGD Circuit 
Figure 6 shows the proposed RGD circuit which is used in this work. The 
circuit is suitable for SBC circuit because with an input voltage, Vin, 2 output gate 
voltages will be generated complimentarily. Figure 7 shows the 2 output waveform 
generated from an input voltage of the SBC circuit.  
LEFT RIGHT 












Figure 7    An input voltage generates 2 output gate voltages complimentarily 
in SBC circuit 
 
As it can be seen, the left circuit of the proposed RGD circuit is the DC-RGD 
while the right circuit is just the symmetrical of the left circuit. The circuit has the 
advantages of simplification and symmetrical pattern which give better choice of 
component and parameter modification. In addition, a bootstrap circuit for high side 
drive [3] consisting of a diode, Db and a capacitor, Cb are added into the circuit. The 
importance of bootstrap circuitry is that it aids in circuit simplification, symmetrical 
behavior and also minimizes switching loss. Besides that, it has less impact on the 
parasitic capacitance as well as better immunity in dv/dt turn-on. The proposed RGD 
circuit can conduct in two modes, complementary mode and symmetrical mode. In 
the complementary mode, it provides two drive signals with duty cycle D and 1-D, 
respectively. This mode is suitable for driving two MOSFETs in a synchronous buck 
converter. 
 
In the circuit, the 4 units of MOSFETs (Q1, Q2, Q3, Q4) settings will be 
reassigned carefully whilst other values which include oscillation frequency = 1 MHz, 
D = 20% and Lr = 9nH remains unchanged. Theoretically, when parameters of 
MOSFETS, Q1 and Q2 of the RGD circuit are changed, dead time of the left circuit, 
TD1 will vary. Similarly, when parameter values of Q3 and Q4 are changed, then dead 
time of the right circuit, TD2 will be also be modified. Consequently, the overall value 
           Time











Vgs, S1 Vgs, S2 
Input voltage, Vsource 
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of TD in the proposed synchronous buck converter circuit as shown below in Figure 8 
will also be modified. This results in new values of D and (1-D) in the synchronous 
buck circuit. S1 is the high side switch while S2 is the lower side switch and the 
switching losses of the circuit will be measured from these two switches. Overall, it is 
expected that the by varying the value of TD, the performance of the SBC circuit will 







Figure 8    Proposed Synchronous Buck Converter Circuit with ZVS 
When the values of switching frequency = 1 MHz and Lr = 9 nH, together 
with the optimized value of TD are unchanged, and the value of D in the RGD circuit 
is altered instead, this will give new values of D and (1-D) in the synchronous buck 
circuit also. From this result, the switching losses and efficiency of the circuit can be 
observed and evaluated. 
  22 
 
2.6    Series-resonant and parallel-resonant circuit 
The configuration of inductor and capacitor connected together is a resonant 
circuit which acts as a filter to decrease the switching losses in the circuit. From the 
SBC circuit, several LC filter can be identified as shown in Figure 9. 
 
 
Figure 9    SBC circuit with identification of resonant circuits 
There are mainly three types of resonant circuit; series resonant, parallel resonant and 
series-parallel resonant. An undamped series-resonant circuit is shown in Figure 10. 
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Vd is the input voltage while iL is the inductor current and vc is the capacitor voltage 
















C        (7) 












     (8) 
and 
    )(sin)(cos)()( 000000 ttIZttVVVtv Locddc     (9) 










Z 0   is the characteristic impedance 
 
On the other hand, the undamped parallel-resonant circuit is shown in Figure 11. 
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The circuit is supplied by a DC current Id. IL0 and Vc0 are intial conditions at t = t0.  







Ci                 (10) 
and 
     
dt
di
Lv Lrc                  (11) 
 









dLdL                (12) 
and 
 )(cos)(sin)()( 000000 ttVttIIZtv cLdoc                (13) 
 
In these resonant switching circuits, inductor smoothens the current passing 
through it while the capacitor reduces the ripple content in voltage across it [8]. The 
combined LC filter therefore reduces the ripple in the output to a lower level. In the 
circuit, voltage and current do not conduct simultaneously. Thus, switching takes 
place only when voltage or current is zero. This type of switching is called soft 
switching. The chief advantage of the resonant converters is reduced switching loss. 
Because turn-on or turn-off transitions of the switches occur at zero crossing of the 
voltage waveform, it reduces or eliminates some of the switching loss [9]. Therefore, 
resonant converters can operate at higher switching frequencies. Zero voltage 
switching (ZVS) also reduces the switching stress and converter-generated 
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2.7    Power Losses 
The power losses in the SBC circuit can be calculated at switches S1 and S2. The top 
of Figure 12 shows the voltage across the MOSFET and current through it and the 











Figure 12    Voltage and current across MOSFET and VGS as a function of 
time 
 
Switching losses do not occur until VGS reaches its MOSFET‟s threshold 
voltage, VTH. Therefore, at power at t1, Pt1=0. At t2, when VGS reaches VTH, the input 
capacitance is being charged while the MOSFET‟s drain current, ID starts to rise 
linearly. Referring to Figure 12, the energy in the MOSFET, Et2 [7] during t2 would 
be represented by (14) 












tE                (14) 
where Vin = input voltage  
 Io = output current at the load, Ro_load 
TOP 
BOTTOM 

















Next, in t3, Vds begins to decrease. t3 could be though as “Miller time” [7] and the 













tE                (15) 
During t4 and t5, the power losses are very small compared to at t2 and t3, when 
the MOSFET is simultaneously sustaining voltage and conducting current. Therefore, 
it is assumed to be zero in the analysis [7].  
Thus, the switching loss for any given edge is the power that occurs in each 














      (16) 
where  fs is the switching frequency 
 
In general, the switching power loss at S1 and S2 can be represented by (17) 
Switching loss, PSW = Pt(on)+Pt(off) 
 
 
  PSW = 0.5*switching time*peak power*fs              (17) 
 
Therefore, total switching loss of both switching would be the addition of PSW,S1 and 
PSW,S2 as represented by (18) 
                           Psw,total = PSW,S1 + PSW,S2     (18) 
 
Besides switching power loss, conduction loss, Pcond and body diode loss, Pbd also 
plays a role in the total power loss, Ploss_total.  Pcond is defined by (19) 
 














              (19) 
RDS(ON) is a constant and is defined from the datasheet as 0.073Ω. 
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Pbd on the other hand is represented by (20) 
   bdsoutfbd tfIVP  2                (20) 
From datasheet, Vf  =1.6V. 
 
Therefore, the total power loss, Ploss_total is defined by (21) 
 
   Ploss, total = Pcond + Pbd + Psw,total                         (21) 
 
Efficiency of the overall circuit is the ratio of output power, Pout to the input power, 







                (22) 
 
To evaluate the percentage of the energy that is actually returned to the power source, 


















              (23) 
 
If ηREC=90%, it means 90% of the magnetic energy is actually recovered by the 
power source with the rest 10% wasted on the diodes.  
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CHAPTER 3 
METHODOLOGY 
3.1    Procedure 
The procedures are carried out and implemented in the project to ensure completion 
within the given timeframe. 
3.1.1    Data research and gathering 
Elements of projects involved in this stage include the study of converter circuit, 
RGD circuit, SBC circuit, MOSFET characteristics, dead time, duty ratio and PSpice 
simulation. The Gantt chart for the planning of this project is attached in Appendix A. 
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3.1.2    Project Planning 
 
























Research on the RGD and 
SBC circuits 
Re-construction of the proposed 




Analyze and compare the simulation 
results 
Simulation of overall circuit 
Adjusting value of TD  
End 
YES 
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3.1.3    Construct the circuit using PSpice 
 
Firstly, the proposed RGD circuit shown in Figure 6 and the proposed SBC 
circuit shown in Figure 8 are drawn using Pspice Schematics program. Figure 14 
shows the schematics window of the PSpice program.  
 
 
Figure 14    Schematics window of PSpice 
 
To construct the circuit,  
 Use „Draw‟ function to place respective components on schematic 
 Click on „Get New Part‟ as shown in Figure 15 
 An alternative or shortcut is by using the keys „Ctrl+G‟. 
  31 
 
Figure 15    Using „Draw‟ function 
 A new window for „Part Browser Advanced‟ pops-up as shown in Figure 16. 
This window allows the finding of any parts available in the library of PSpice 
to be placed on the schematics file. 
 
 
Figure 16    „Part Browser Advanced‟ window 
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 Type the name of the component in the space of „Part Name‟. For example, 
part name IRFP250 for the circuit is searched as shown in Figure 17. 
 Click on „Place & Close‟ button 
 The component is ready to be placed on the schematic diagram 
 
 
Figure 17    Searching for the component IRFP250 
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The proposed RGD and SBC circuit is constructed to produce the circuit as 
















Figure 18    The proposed RGD circuit connected with the proposed SBC 
circuit 
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The design parameter for the proposed RGD and SBC follow the same values 
as in [1]. The values/type of components used in [1] and in this work are tabulated in 
Table I and II.  
Table I Comparing design parameters of proposed RGD circuit in [1] and in 
this work 
Part  Values/Type 
In [1] In this study 
VDC_in (V) 12  12 
Cb (μF) 100  100 
L1 and L2 (nH) 9  9 
D1, D2, D3, D4 and Db   1N6392 1N6392 
Q1, Q2, Q3 and Q4 PSMN130-200D/PLP IRFP250 
Table II Comparing design parameters of proposed SBC circuit in [1] and in 
this work 
Part  Values 
In [1] In this study 
Vp_source (V) 48 48 
Ls (μH) 0.9 0.9 
Cs (μF) 100 100 
Cx (mF) 1 1 
Cr (μF) 95 95 
Lr (μH) 15 15 
Lo (μH) 1.8 1.8 
Co (μF) 100 100 
Ro_load (Ω) 10 10 
S1 and S2 IRFP250 IRFP250 
 
Comparing between [1] and this work, the MOSFET used is different for Q1, 
Q2, Q3, and Q4.  
  35 
 
3.1.4    Changing the settings for pulse generators 
 
There are 4 different pulses generated for the proposed RGD circuit. Each 
produces its own pulse of 5 V DC signals. Since the objective of this work is to 
analyze the dead time, the value of pulse width and dead time of each pulse generator 
has be modified. To change the settings for Vp1a, 
 Double click on pulse generator 
 The parameter window will appear as shown in the Figure 19 
 Click on TD parameter and change it to its desired value 
 Click on PW parameter and change it to its desired value 
 Click on „Save Attr‟ button 
 
 
Figure 19    Parameter window for settings of pulse generator 1, Vp1a 
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For example, Vp1a settings are listed as follows. 
 
Min Voltage, V1 = 0 V 
  Max Voltage, V2 = 5 V 
Time Delay, TD = 15 ns 
  Rise Time, TR = 1 ns 
  Fall Time, TF = 1 ns 
  Pulse Width, PW = 200 ns   
  Time Taken for a Complete Cycle, PER = 1 μs 
 
The settings of TD and PW of each pulse generator determines the dead time when 
both pulses are not conducting. Therefore, TD and PW for Vp1a, Vp2a, Vp3a and 
Vp4a are adjusted accordingly to obtain varying dead time as shown in Table III. 
Meanwhile, the inductor values of L1 and L2 are set to 9 nH which have been 
determined in [6] as optimized values.  
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3.1.5    Obtain operating waveforms of the circuit using PSpice 
After the circuit has been constructed and the setup has been completed, the 
schematic is saved in the designated folder. Next, simulation of the circuit is 
conducted. To simulate the circuit, 
 Click „Setup Analysis‟ button 
 Select „Transient‟ for the setup configuration.  
 Plug-in values of 0 ns for „Print Step‟ and 3 ms for „Final Time‟ as shown in 
Figure 20. The simulation is set up to trace the output for duration of 3000 μs 
because it is only after 2000 μs that the circuit has reached steady-state as 
observed in the waveform.  
 
 
Figure 20    Setup analysis window for transient analysis 
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The operating waveforms of the proposed RGD circuit can be traced by 
locating voltage or current markers at the node of the components. To trace the 
waveforms, 
 Select the „Marker‟ function as shown in Figure 21. 
 
 
Figure 21    Using the „Marker‟ function 
 Place the „+‟ and „-‟ marker on the nodes that analysis has to be done. As an 
example, the tracing of S2 gate-source voltage, Vgs,S2 is shown in Figure 22. 
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Figure 22    Tracing Vgs,S2 using the voltage differential marker 
 Simulate circuit by using „Analysis‟ function and then click on „Simulate‟ as 
shown in Figure 23.  
 An alternative way is by pressing the „F11‟ key on the keyboard. 
 
 
Figure 23    Using the „Simulate‟ function 
 Vgs,S2 waveform can be viewed in the PSpice A/D window for further analysis 
  40 
 
3.1.6    Finding switching losses in the circuit 
To find the switching losses,  
 Use „Trace‟ and „Add Traces‟ application in the PSpice A/D window as 
shown in Figure 24.  
 For shortcut, the „Insert‟ key can also be used. 
 
 
Figure 24    „Add trace‟ function 
In this work, switching losses is demonstrated by the peak power at both S1 
and S2. To obtain the turn-off and turn-on peak waveforms of both switches, the peak 
power formula is included by,  
 Writing the S1 turn-off peak power formula (Vds,S1*Id,S1) in the trace expression 
space provided as shown in Figure 25.  
 The same function is used to generate the S2 turn-on peak(Vds,S2*Id,S2).  
 












Figure 25    “Add traces” application window 
The operating waveforms can be further analyzed by zooming in so that a clearer 
waveform can be seen. This is done by,  
 Using the „Plot‟ function and adjusting the „Axis Settings‟ values as shown in 
Figure 26.  
 
 
Figure 26    Using the „Axis Settings‟ function in PSpice 
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 In „Axis Setting‟, x-axis, y-axis, x-grid and y-grid can be adjusted as desired. 
For example, the operating waveform of turn-off switching loss for S1 is set 
from 1.2388 ms to 1.2397 ms as shown in Figure 27. 
 
 
Figure 27    X-axis setting for turn-off switching loss for S1 
This results in a more comprehensible operating waveform that is easier to be 
analyzed as shown in Figure 28. 
 
Figure 28    A more comprehensible graph obtained using PSpice 
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3.1.7    Analyzing operating waveforms in PSpice 
PSpice offers various functions to analyze the graphs generated.  
 
 The highest and lowest peak of a graph can be identified using the „Toggle 
cursor‟ button at the toolbar as shown in Figure 29. 
 
 
Figure 29    „Toggle cursor‟ button application 
 The „Probe Cursor‟ is activated for analysis purposes as shown in Figure 30, 
for example, identifying the peak positive and negative value of the graph. 
 „Probe Cursor‟ provides the x-axis and y-axis values of the graph obtained  
 
 
Figure 30    „Probe Cursor‟ application in PSpice 
 
After obtaining the values from the graphs generated, analysis of the results is carried 
out. Most results are tabulated and line graphs are drawn using Microsoft Excel for a 
better understanding of the results. Details on the analysis are also discussed. 
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3.1.8    Generating graphs using Mathcad program  
The primary window of the Mathcad program is shown in Figure 31. 
 
 
Figure 31    Primary window of Mathcad 
Before using the Mathcad program, the formulas for the graph are identified first. To 
obtain graphs from Mathcad, 
 Constant values are defined as shown in Figure 32. All constant values must 
be defined first before formulas are included, or else Mathcad would not be 
able to identify and calculate the final values. 
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Figure 32    Defining constant value in Mathcad 
 Insert formulas. For example, the formula for iL1 is shown in Figure 33.  
 
 
Figure 33    Insert iL1 formula in Mathcad 
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 Generate the graph by using the function „Insert‟ and „Graph‟.  




Figure 34    Using the „X-Y Plot‟ function in Mathcad 
 An X-Y graph appears  
 The beginning and end values of the x-axis as well as the function at y-axis 
need to be filled so that the graph can be generated. An example is the iL1 
graph generated as shown in Figure 35. 
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Figure 35    iL1 graph generated using Mathcad 
From the graph generated, analysis can be done. The gradient of the graphs are 
calculated manually and compared to the graph generated in PSpice.  
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3.1.9    Analyzing graphs in Mathcad 
After the generated graphs are obtained, analysis of the graphs in Mathcad is 
done manually. Calculation of gradient of the slope is computed by following the 








               (24) 
 
Following that, these current and voltage values are compared with the values 
obtained from PSpice and the difference is calculated. 
 
 
After all the simulations have been done, analysis of the results is carried out. 
Most results are tabulated and line graphs are drawn using Microsoft Excel for a 
better understanding of the results. Details on the analysis are also discussed in every 
section.  
 
3.2    Tools 
The programming tools needed for this work are PSpice Schematics Version 9.2 
Copyright® 1986-2000 by Cadence Design Systems, Inc. and Mathcad Version 14.0 
Copyright © 2007 by Parametric Technology Corporation. 
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CHAPTER 4 
RESULTS AND DISCUSSION 
 
4.1    Proposed RGD Circuit 
The settings on each pulse generator in the proposed RGD circuit of Figure 6 are 
shown in table below while Figures 36-38 indicate the readings consist of dead time, 
delay time and pulse width.  





































5 23 15 15 222 284 947 200 786 654 331 201 661 
15 15 15 15 232 284 955 200 765 654 312 211 670 
30 5 15 15 247 284 969 200 740 654 286 229 689 
 
The dead time are varied in order to evaluate the performance of the circuit. 
For different dead times, the initial delay time, td,initial is set to be constant at 15 ns. 
Therefore, the first delay time for voltage pulse one, td1 is equal to td,initial. By taking 
TD=15 ns as reference, it can be observed that only delay time for voltage pulse 1 and 
3, td1 and  td3 , and pulse width of voltage pulse of 1 and 3, PW1 and PW3, are changed 
in order to obtain the dead times of 5 ns and 30 ns. The table also shows that when 
TD1=TD2 increases, TD3 decreases instead. 
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Figure 36    Indication of pulse width, dead time and delay time for Q1 and Q2 
MOSFETs for TD=15 ns 
The graph of Figure 36 is generated from the simulation of Vgs,Q1 and Vgs,Q2. 
Both Q1 and Q2 MOSFETs conduct complementarily of each other. The time in 
between when both MOSFETs are not conducting is known as the dead time, TD1. 
PW1 is the pulse width of Q1 and similarly is PW2 the pulse width of Q2.  td, initial 
which is equal to td1 is the initial delay time, set at a constant value of 15 ns. td2 on the 
other hand is the delay time before Q2 starts to conduct. 
 
           Time









Figure 37    Indication of pulse width, dead time and delay time for Q3 and Q4 
MOSFETs for TD=15 ns 
Figure 37 shows the indication of pulse width for Q3, PW3 and Q4, PW4. td3 is 
the delay time before the MOSFET Q3 starts to conduct. Similarly, td4 is the delay 
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MOSFETs, Q3 and Q4 are not conducting. 
 
           Time










Figure 38    Indication of pulse width and delay time for S1 and S2 switches 
for TD=15 ns 
The graph above is generated for the gate source voltage of both switches, 
Vgs,S1 and Vgs,S2. The maximum of Vgs,S1 is at 10V and PWS1 is the pulse width of S1. 
Vgs,S2 goes to a maximum value of 12 V with pulse width PWS2. TD3 is the dead time 
when both switches are not conducting. The value of Vgs,S1 should be equal to Vgs,S2  at 
12 V in order to have balanced voltages. But because of the addition of Cx in the 
proposed SBC circuit, there is a voltage drop of 1.7 V. Therefore, the simulation 
shows a result of Vgs,S1 = 12 – 1.7 = 10.3 V   10 V. The purpose of adding Cx to the 
circuit is to eliminate floating voltages at Vgs,S2 so that there is less conduction losses 
in the circuit. 
 
Since both Vgs,S1 and Vgs,S2 are not of the same amplitude, the internal 
capacitance, Cin for both switches are not the same. Cin can be obtained from the basic 
formula defined by the equation 
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Figure 39    Gate charge versus gate-source voltage graph 
From the datasheet of IRFP250, the gate charge versus gate-source voltage graph is 

















= 11.875 nF 
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The graph below shows the operating waveforms generated from the left hand side of 
the proposed RGD circuit in Figure 6 after the circuit is simulated. This is shown in 
Figure 40 below. 
           Time


















Figure 40    Operating waveforms of the proposed RGD circuit   
Pulses from Vp1a and Vp2a are fed into the MOSFETS, Q1 and Q2 on the left 
hand side of RGD circuit. From the waveform, Q1 and Q2 are complementary driving 
pair inherited from the conventional driver. First, when Q1 is switched on, the 
inductor current of the left circuit, iL1 starts to conduct and it is charged to maximum.







                (26)
 
 where LR is the resonant inductor equivalent to 9 nH   










The rise time tr can be estimated by (27) 
    
(27) 
    where wo is the resonant frequency 
 
 
 The duration of this charging current depends on the value of LR for being the 
time constant of the circuit. If the duration of the discharging current is not sufficient, 
it will cause current oscillation when Q1 is turned off [1]. On the other hand, D1 and 
D2 are designed to clamp Vgs and to provide low impedance path for the inductor 
current and recover the driving energy which is represented by (28) 
        
inRrec CLt 
                                               (28) 
where VDD_in is the input voltage 
 
 On the other hand, the peak time is defined by (29) 











































             (29) 
where RG is the total gate resistance 
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After iL1 has been fully charged to peak current and at the same moment Vgs,S1 
is clamped at VDD_in by diode D1, iL1 flows according to the path Q1, L1 , Vgs,S1. The 























































           (30) 
 
iL1 then starts to discharge back to zero through Q2,body diode, L1 , D1 and back to 
VDD_in, the direct current source at 12 V. After a predetermined TD of either 5 ns, 10 
ns or 15 ns, Q2 will turn on instead. At this time Q1 is turned off. Then iL1 starts to 
charge again but to a negative maximum value. This value will be a little lower 
compared to the positive value of iL1 because of leakage current. iL1 shows a 
symmetrical behavior compared to when Q1 is conducting. When iL1 increases back to 
zero, it goes through D2, L1, Q1,body diode and to VDD_in. With circuit symmetry between 

















     (31)
 
  where t1 is the rise time of the inductor current 
  t2 is the recovery time of the inductor current 
 
The same operation goes for the right hand side of the proposed RGD circuit 
in Figure 11 with TD2 = 5 ns, 15 ns or 30 ns. When Q3 is turned on, the inductor 
current, iL2 starts to charge to its maximum positive value defined from (26). After iL2 
reaches its peak, it starts to decrease through Q4,body diode, L2, D3 and VDD_in. The 
process of iL2 is similar to iL1. After the predetermined TD, the MOSFET Q4 will be 
turned on while Q3 is off. iL2 will charge again but to a negative peak value, and starts 
to discharge to zero through the path of D4, L2, Q3,body diode and VDD_in.  
 
 The circuit can also be explained in terms of energy processing. When Q1 is 
turned on, energy is transferred from the power source, VDD_in to the resonant inductor 
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and the gate capacitor. When Vgs of Q1 reaches its peak, freewheeling of energy at 
inductor occurs. Then, the energy is returned to VDD_in. Therefore, the proposed RGD 
demonstrates less power consumption compared to the conventional gate driver 
because of the energy recovery process.  
 
 The circuit also has the similar circuit operation for the discharging transition. 
When Q2 is turned on, resonance takes place and the capacitive energy is transferred 
to the inductor. When iL1 starts to increase to the negative peak value, energy is 
merely freewheeling and finally, when the inductor current returns to zero, the 
inductor energy is also returned to the power source, VDD_in. The circuit shows 
resemblance of symmetry of a conventional gate driver.  
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4.2    Proposed SBC Circuit 
4.2.1    Operation of SBC Circuit 
 
Referring to Figure 8, S1 is the high side switch and it has the primary function 
of a buck converter, used to convert high input voltage into low output voltage 
indicated at the load. On the other hand, S2 is the low side switch and it has a longer 
conduction time compared to S1. The purpose is to lower the conduction loss in S2. 
This statement can be verified by Table IV below. 



















25% 25% 91.617  109.726  1.603  2.195  
25% 55% 87.060  98. 760  1.524  1.975  
25% 72% 57.118  64.790  1.000  1.296  
25% 73% 66.132  59.336  1.389  1.483  
 
With the S1 conduction time or duty ratio being constant, and S2 duty ratio being 
varied, the results are plotted in line chart as shown in Figure 41.  
 
 
Figure 41    S1 and S2 switching losses versus S2 varying duty ratio 
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From the results obtained, duty ratio of S2 at 72% gives the lowest switching 
losses compared to other values. Therefore, it can be concluded that in order to reduce 
the conduction losses in the circuit, the conduction time of S2 has to be at 72% 
optimized for low switching loss.  
 
These 2 switches conduct complementary to each other. Since both of them 
are not turned on at the same time, cross conduction will not occur. During TD, when 
S1 is turned off, the discharged inductor current at the load will flow into body diode 
S2, which is also at its off condition. ZVS can be achieved if S2 is completely turned 
off before S1 is turned on. During the Discontinuous Current Mode (DCM) operation, 
the negative load inductor current can be applied where the body diode of S1 is turned 
on first before the main body of the switch itself. Therefore, the switching losses at S1 
can be reduced since it has experienced ZVS. 
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The operating waveforms of the proposed SBC circuit in simulation are 














   
Figure 42    Operating waveforms of SBC Circuit 
From the waveforms, the operation of SBC circuit starts when S1 starts to 
conduct while ids,S2 at its peak value starts to decrease to zero and turn off.  At this 
time, we can see that Vds, S2 starts to increase to its maximum value which is the Vin 
value of 48 V while Vds, S1 works in complimentary pattern and reduces to zero. The 
scenario of Vds, S2 going to its peak value while Vds, S1 goes to zero should happen at 
the same time, in other words, there is no time interval. This is because of 
freewheeling phase of ids, S1 [1]. It causes Vgs, S1 to go to zero first before Vds, S1 reaches 
its maximum value. For the drain current of S1, it can be observed that ids, S1 starts to 
increase exponentially to its highest value. At this moment, the conduction of ids, S1 
circulates through Ls and Cs in the SBC circuit.   
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S1 stops conducting when it reaches its highest point. But at this moment, S2 
does not conduct yet. This indicates a dead time exists when there is a change in 
conduction of switches. At this time, Vds, S1 starts to increase while Vds, S2 starts to 
decrease. On the other hand, ids, S2 starts to decrease to its maximum negative value 
whereas ids, S1 is at zero.  
 
Following that, it can be seen from the figure ids, S2 starts to increase back to 
zero, which is like the previous state before it increases to its highest value while S1 is 
off. At this moment, it can be observed that ids, S1 is at zero and Vds, S1 is at its peak of 
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4.2.2    Calculating the switching power losses of SBC Circuit at TD=15 ns 
The power losses of the circuit are interpreted by generating the turn-off switching 









Figure 43    Turn-off switching loss of S1 and turn-on switching loss of S2 
 
From the waveforms, the switching time for S1 turn-off transition is 35 ns and 
for S2, 40 ns. The calculation of switching losses is tabulated in Table V and the 
evaluated results are compared with [1]. 
 
Table V Comparing Switching losses from [1] and from this work 
 From [1] From this work % 
discrepancy  
S1 Turn-off Peak 
Vds * Ids 
65.000 W 95.242 W + 31.8 % 
S1 Turn-off Switching Losses 
0,5*switching time*peak power*fs 
1.138 W 1.667 W + 31.7 % 
S2 Turn-on Peak 
Vds * Ids 
95.000 W 70.096 W - 26.2 % 
S2 Turn-on Switching Losses 
0,5*switching time*peak power*fs 




           Time
173.6us 173.8us 174.0us 174.2us 174.4us 174.6us173.5us 174.8us













70.096 W 95.242 W 
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From the table, the S1 turn-off switching losses has increased by 
 







While the S2 turn-on switching losses has decreased by 
 







From the results obtained, it can be observed that the turn-off switching losses 
of S1 have increased. This is an unwanted case. The cause of this problem is the 
floating of Vds,S1 which has caused the switching power loss to have a floating point 









Figure 44    Floating point of Vds,S1 
It can also be observed that the positive peak is higher than the negative. This 
shows that the power losses are not equally distributed in S1. In the circuit, S1 is 
dominant in generating the power loss of the SBC circuit. Thus, Ls and Cs has been 
added to the circuit in parallel with S1 to solve this problem. Meanwhile, Cx has also 
been added in order to prevent the floating drain voltage of S1. Hence, theoretically, 
Ls, Cs and Cx have to be varied to reduce the switching losses at S1. 
  
 
           Time















floating Vds = 576.366 mV 
31.7 % 
25.4 % 
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On the other hand, S2 turn-on switching losses have decreased by 25.4 % compared to 
the study in [1]. Figure 45 below shows the operating waveforms for S2.  
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Figure 45    Operating waveforms for S2 
Compared to S1, there is no floating point at Vds, S2. As expected there is 
reduction in the turn-on switching losses. And in return, the efficiency and reliability 
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           Time







4.2.3    Solving for increased switching losses at S1 
From simulation work, it is found that Ls gives the impact balancing the 












Figure 46    Waveform of iLs 
Figure 46 shows the waveform of iLs and peak current shows a value of 6 A. 
The criterion of the component is that its maximum current must be at least 50 % 
more than the peak current conducted by Ls. Therefore, Ls must be able to conduct at 
least 9 A of current. According to the datasheet for component L = 1.2 μH with part 
number PM12639S, the maximum current that can be conducted is 21.0 A. Hence, it 
fulfills the criterion and can be applied to the circuit. The disadvantage of it is that, 
inductor with a higher inductance is more expensive compared to inductors with 
lower inductance. 
iLs 
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The value of Ls is increased to 1.2 μH and the resulting waveform of S1 and S2 











Figure 47    Switching loss of S1 and S2 with Ls=1.2 μH 
  
From the results obtained, the switching losses of S1 and S2 are calculated again and 
tabulated in Table VI below. 
 
Table VI Comparing switches losses from [1] and from this work with Ls=1.2 
μH 
 From [1] From this work 
with Ls=1.2 μH 
% 
discrepancy  
S1 Turn-off Peak 
Vds * Ids 
65.000 W 57.118 W - 12.1 % 
S1 Turn-off Switching Losses 
0,5*switching time*peak power*fs 
1.138 W 1.000 W - 12.1 % 
S2 Turn-on Peak 
Vds * Ids 
95.000 W 64.790 W - 31.8 % 
S2 Turn-on Switching Losses 
0,5*switching time*peak power*fs 
1.900 W 1.296 W - 31.8 % 
 
 
The turn-off switching losses for S1 have decreased by 12.1 % while turn-on 
switching losses for S2 have further decreased to 31.8 %. The circuit has shown 
improvement and the primary objective of this work has been achieved.  
           Time
1.2388ms 1.2389ms 1.2390ms 1.2391ms 1.2392ms 1.2393ms 1.2394ms 1.2395ms 1.2396ms











64.790 W 57.118 W 
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4.3    Comparison of Circuit Performance for Several Values of Dead Time, TD 
4.3.1    Comparison of circuit performance in terms of power losses 
This section discusses on the performance of the ZVS synchronous buck 
converter circuit for several values of TD. With other parameter values remain 
unchanged except for TD, and the overall performance of the circuit is analyzed. Table 
VII shows the circuit performance at TD =5 ns, 15 ns, and 30 ns. 





















5ns 14.061 1.4061 30 0.102 0.135 1.538 1.145 2.92 54.933 18.795 
15ns 13.914 1.3912 33 0.100 0.1493 1.000 1.268 2.5173 56.020 19.188 
30ns 14.155 1.4158 18 0.103 0.0816 1.707 1.823 3.7146 56.729 19.376 
 
 
Ploss,total is the total of all losses including conduction loss, Pcond from equation 
(19), body diode loss, Pbd from equation (20), and also switching losses, PSW,S1 and 
PSW,S2 as defined  in equation (17) . From Table VII, it indicates that TD at 15 ns gives 
the lowest total power loss, Ploss,total of 2.5173W. By calculating the efficiency of the 
circuit at TD=15 ns also gives the highest efficiency. Compared to TD=5 ns and TD=30 
ns, TD=15 ns is the most energy saving setting to be used.  The switching losses, PSW 
of the circuit are the major contributors of losses. PSW comes from the two switches, 
S1 and S2, in the synchronous buck converter circuit. Theoretically, these losses can 
be reduced by reducing the switching time or peak power of both switches since PSW 
=0,5*switching time*peak power*fs. This means that the faster the MOSFETs can 
turn off, the more switching power can be reduced.  












Figure 48    Varying the switching time of Vgs,S1 
This statement can be proven by Figure 48 as the MOSFET Vgs,S1 of Case 1, 
∆tOFF1 turns off faster compared to Vgs,S1 of Case 2, ∆tOFF2. It can be seen that 
∆tOFF1<∆tOFF2. Therefore, the shorter the time taken for a switch to turn off, the more 
energy can be saved.  This is because; a switch which has a smaller conduction time 
will produce less switching loss. 
 
But as mentioned in the previous section, LS also gives an impact on 
decreasing the PSW. Therefore, in this work, several values of LS are tested to get an 





Case 1 Case 2 
∆tOFF1 ∆tOFF2 
[D=25%] [D=25%] 
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Table VIII Total switching loss for varying value of Ls 
Ls  
(uH) 













loss of S1 
(W) 
Switching 






0.9 95.242 70.096 35 40 1.667 1.402 3.069 
1.0 94.038 58.273 38 44 1.787 1.282 3.069 
1.1 61.694 71.383 35 40 1.080 1.428 2.508 
1.2 57.118 64.790 35 40 1.000 1.296 2.296 
1.3 55.375 61.607 40 42 1.108 1.294 2.402 
1.4 55.601 55.306 40 45 1.112 1.244 2.356 
1.5 53.695 55.465 42 50 1.128 1.387 2.515 
2.0 47.294 44.399 52 61 1.230 1.354 2.584 
 
From Table VIII, it can be concluded that total switching at Ls=1.2 uH, gives the 




Figure 49    Graph of total switching loss versus Ls 
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4.3.2    Comparison of circuit performances in terms of steepness of slope 














5  3.2017  2.9700643  35.399  61.972  0.1238 
15  3.3141  2.9700606  25.557  58.041  0.1727 
30  3.0675  2.9700682  33.502  71.685  0.1223 
 
           Time












Figure 50    Inductor current, L1 at TD=15 ns 
 
Table IX records the iL1, peak time, rise time, recovery time and diL1/dt at 
several dead times of inductor current of the left side RGD circuit. Figure 50 shows 
the measurement of peak time, rise time and recovery time of the inductor current. 
diL1/dt is the rate at which inductor current changes with time. By differentiating the 
current, it actually gives the value of the steepness of the slope, which measures the 
speed of the circuit. 
 
From the results tabulated, TD at 15 ns shows the steepest slope compared to 
other dead times. It also shows the fastest rise time, trise as well as recovery time, trec. 
The importance of rise time is that, the faster the inductor current rises, the faster the 
circuit performance will be. On the other hand, recovery time means the time taken 
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for the energy to recover back in the gate driver of the circuit. If the time taken for the 
circuit to recovery the energy is shorter, the efficiency of the circuit would be higher. 
With the proposed RGD circuit, the charge and discharge current are constant and 
equal to each other. Therefore, switching time is reduced significantly and so does 
switching loss. Thus, it can be said that TD = 15 ns shows better performance 
compared to other dead time. 
 
Table X Rise time, fall time and dv/dt of S1 and S2 at several dead times 




5  46.05  47.29  58.10  60.60  0.3538 0.7515 
15  41.56  40.26  49.35  50.70  0.4039 0.7832 
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Figure 51    Inductor current, L1 at TD=15 ns 
 
Table X shows the rise and fall times of both switches at SBC circuit while 
Figure 51 indicates the location of measurement. The table X above also includes the 
differentiation of Vgs of S1 and S2, dvS1/dt and dvS2/dt. Differentiation of Vgs indicates 
the steepness of the slope.  
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From the results obtained, again TD = 15 ns shows the fastest rise and fall time 
for both switches. It indicates that the circuit gives better performance at this dead 
time. In terms of the gradient of the slope, the rising edge of Vgs is equal to the falling 
edge for both switches after simulation is done. A conventional SBC which does not 
possess this trait showing higher switching losses [1] compared to the SBC circuit 
used in this work. The voltage of Vgs, S2 = 12 V as it is clamped to the input voltage, 
also at 12 V. 
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4.3.3    Verification of results using Mathcad  
 
Table XI Comparison of gradient values using PSpice and Mathcad 
Parameters Program Difference Percentage 
difference (%) PSpice Mathcad 
Gradient of iL1 (A/ns) -0.1000 -0.1295 0.0295 29.50 
Gradient of Vgs,S1 (V/ns) 0.2377 0.2889 0.0512 21.54 
Gradient of Vgs,S2 (V/ns) -0.3716 -0.2800 0.0916 24.65 
 
 
The results obtained in section 4.3.1. is compared with values obtained through the 
Mathcad program. By utilizing Mathcad, the formula for the function of either iL1, 
Vgs,S1 or Vgs,S2 is written with reference to [10]. The constant variables are defined 
first. Then, using the X-Y graph plot function, the graph for iL1 is generated as shown 
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Following that, the iL1 graph is also generated using PSpice program as shown in 
Figure 53. The gradient and the percentage difference of both graphs are calculated 
and compared as shown in Table XI. But note is taken that the peak current from 
calculation of Mathcad is at different values compared to the simulation values 
obtained. The reason is because initial current in simulation has not stabilized to its 
final value yet. Therefore, the gradient is calculated at 2.970 ms as shown in Figure 
53.  From the results obtained, the percentage difference is in between 10 % to 30 % 
which is considered as an acceptable range. Therefore, the results are verified.  
 
 
           Time











Figure 53    Graph of iL1 generated by PSpice 
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4.3.4    Verification of results using formula calculation 
Table XII Comparison of results from formula calculation and PSpice 
Parameters Method Difference Percentage 
difference (%) Formula PSpice 
Rise time, tr (ns)  
equation (27) 
25.810 25.557 0.253 0.98 
Recovery time, trec (ns)  
equation (28) 
51.620 58.041 6.421 11.06 
Peak current, iL1(tpeak) (A) 
equation (29) 
3.572 3.367 0.205 5.74 
Total switching loss, Psw,total 
(W) equation (18) 
2.517 2.517 0.000 0.00 
Conduction loss, Pcond (W) 
equation (19) 
0.100 0.100 0.000 0.00 
Body diode loss, Pbd (W) 
equation (20) 
0.149 0.149 0.000 0.00 
 
Utilizing Mathcad, equations (27), (28) and (29) are used to obtain the 
theoretical values. The results are then compared with the values obtained using 
Pspice from section 4.3.2. The comparison is shown in Table XII. 
 
 
Figure 54    Results generated by Mathcad using formulas 
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Figure 54 shows the definition of variables and formulas used in Mathcad to 
obtain the values of Table XII. The percentage difference is then calculated. The 
difference between the results obtained from PSpice and by calculation from the 
formulas is at a considerable range of 0% to 12%. The results are acceptable and 
verified.   
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4.3.5    Comparison of circuit performance using graph representation 
Different variables from Table VII are compared by using graph to represent the data. 
 
 
Figure 55    Switching loss at different dead time 
Figure 55 shows relationship between switching loss at S1, PSW,S1 and 
switching loss at S2, PSW,S2 with respect to dead time, TD. Switching loss of switches 
in the circuit is more dominant compared to conduction loss, Pcond and body diode 
loss, Pbd. From the graph shown, the switching losses at both switches are not 
proportional to each other. S1 indicates the least switching loss at TD = 15 ns, while S2 
indicates the least switching loss at TD = 5 ns. 
 
The factor that affects the switching loss is Vds where body diode conduction 
time, tbd and the voltage amplitude plays an important role. Both body diode 
conduction for TD = 5 ns and 15 ns are generated as shown in Figure 56 and 57.  
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Figure 56    Body diode conduction time of S2 at TD=5 ns 
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Figure 57    Body diode conduction time of S2 at TD=15 ns 
 
Figure 56 shows tbd =30 ns while Figure 57 shows tbd=33 ns. The longer body 
diode conduction time is (TD = 15 ns) the higher switching loss at S2 will be. Figure 
55 verifies the relationship of tbd with the PSW,S2. Body diode conduction is an 
undesirable factor in any circuit because it contributes to higher switching loss. 
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Figure 58    Relationship between Efficiency and Total Loss against Dead 
Time, TD 
 
Total power loss, Ploss, total is inversely proportional to the efficiency, η of the 
circuit defined in equation (14). As Ploss, total increases, the circuit will be less efficient 
and vice versa. The synchronous buck converter circuit shows the highest efficiency 
of 34.25 % at TD = 15 ns because of the least Ploss, total of 2.5173 W.  
 
 The efficiency of 34.25 % is basically not high enough. The factor that affects 
the efficiency is output power, Pout and input power, Pin. From the results obtained, 
Pin has a larger effect on the efficiency compared to Pout. Therefore, Pin has to have a 
lower value in order to increase the efficiency of the overall circuit.  
 
 The simulation results presented in this section demonstrate that with the 
proposed RGD circuit at TD =15 ns, the power loss can be reduced, and therefore, 
improve the efficiency. 
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CHAPTER 5 
CONCLUSION AND RECOMMENDATIONS 
5.1    Conclusion 
In conclusion, switching losses in converter circuit are present due to high and 
low side switches operating in high frequency system. The gate driver circuit plays an 
important part in activating these switches. In order to reduce the losses, the dead 
time and duty ratio of the RGD circuit can be adjusted. The PSpice software is used 
to implement this project. 
 
 The simulation of the circuit using PSpice has been carried out. Waveforms 
from the proposed RGD circuit as well as the proposed SBC circuit have been 
generated and interpreted. Following that, the switching loss graph is obtained and the 
switching losses for both S1 and S2 are calculated and compared to the findings from 
[1]. It has shown a decrease in losses by 12.1 % in S1 and 31.8% in S2, respectively. 
Besides that, the total power loss is obtained for TD =5 ns, 15 ns and 30 ns. 
Verification of the graphs has been made utilizing Mathcad program. All the results 
have been tabulated along with the values of Pin and Pout.  Analysis and comparison 
of the circuit performance is also made and it can be concluded that TD =15 ns is the 
optimum value for the best circuit performance.  
5.2    Recommendations 
For future work, it is recommended that the circuit be implemented onto hardware to 
verify the simulation results obtained.  
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